is refined down to RTL then automatically translated to the equivalent model into VHDL or Verilog. It will be shown that this design flow is less time consuming, more efficient and more reliable than ...